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Abstract—The Chemical-mechanical polishing (CMP) process is
now widely employed in the ultralarge scale integration chip fab-
rication. Due to the continuous advances in semiconductor fab-
rication technology and decreasing sub-micron feature size, the
characterization of erosion, which affects circuit performance and
manufacturing throughput, has been an important issue in Cu
CMP. In this paper, the erosion in Cu CMP is divided into two lev-
els. The wafer-level and die-level erosion models were developed
based on the material removal rates and the geometry of incom-
ing wafers to the Cu CMP process, including the Cu interconnect
area fraction, linewidth and Cu deposition thickness. Experiments
were conducted to obtain the selectivity values between the Cu,
barrier layer and dielectric, and the values of within-wafer ma-
terial removal rate ratio, β, for the validation of the new erosion
model. It was compared with the existing models and was found
to agree better with the experimental data.
Index Terms— Chemical Mechanical Polishing, Erosion, Semi-
conductor Manufacturing
I. INTRODUCTION
CONTINUING advances in ultra-large-scale integrationtechnology necessitate the design and fabrication of ex-
tremely small features of higher resolution, denser packing and
multi-layer interconnects. Recently, copper has emerged as
the optimal interconnect material because of its low electrical
resistivity and great resistance to electromigration. Patterned
Cu lines are produced by a damascene scheme involving ox-
ide trench patterning and Cu deposition followed by chemical-
mechanical polishing (CMP). The current success in producing
high resolution interconnects is due to the excellent local and
global planarization capabilities of the Cu CMP process.
Fig. 1 schematically shows a single Cu interconnect layer
structure before and after CMP. A diffusion barrier layer and
Cu are deposited on the etched dielectric trenches as shown in
Fig. 1(a). Then the Cu CMP process is employed to remove
excess Cu and the diffusion barrier layer without excessive loss
of interconnect lines and the dielectric. It has been reported
in the literature that the material removal rate in the Cu CMP
process is related to the local pattern geometry and material
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Fig. 1. Schematics of a single Cu interconnect layer of (a) before polishing
and after polishing (b) ideal case (c) real case (there exist non-uniformities due
to the different material and pattern geometries)
being polished [1-5]. Although the ideal Cu CMP process fin-
ishes polishing the excess Cu and barrier layer at the same time
over the entire wafer as shown in Fig. 1(b), there often exists a
non-uniformity in the real case, as shown in Fig. 1(c), caused
by different material removal rate for each layer material and
the underlying pattern geometry. Since the end-point of the Cu
CMP process occurs when the excess Cu and barrier layer is re-
moved completely, there are overpolished dielectric areas, and
resulting dielectric thinning or so-called erosion. Moreover, be-
cause the soft interconnect Cu is polished faster than the hard
dielectric material, the Cu line is dished, i.e., there exists a rel-
ative height difference between Cu interconnect line and the
adjacent dielectric material as shown in Fig. 1(c).
The dishing and erosion in Cu CMP reduce the thickness of
both dielectric and Cu interconnects and results in surface non-
planarity, which can significantly affect the chip performance.
Thus, the mechanisms of dishing and erosion must be deter-
mined and their impact on process yield must be addressed.
The material removal rate in CMP is expressed by the Preston
equation [6], which can be written as:
∣∣∣dh
dt
∣∣∣ = kp · p · vR (1)
where h is the thickness of the layer removed, t the polishing
time, p the nominal pressure, vR the relative velocity, and kp
a constant known as the Preston constant. In recent years, it
has been demonstrated that the above relation is also valid for
metals [1, 5, 7] as well as ceramics [8]. The Preston equation
describes the local material removal rate for each point on a
wafer. Thus, the Preston constant can be different for each point
on a wafer, and is affected by the hardness of the material being
polished, abrasive size, slurry chemicals and slurry transport.
Also, the local pressure and relative velocity distribution must
be known.
Dishing and erosion problems in Cu CMP have been ad-
dressed in several studies [2, 3]. It has been reported that ero-
sion is more significant than dishing in the small Cu intercon-
nect linewidth regions, such as device level features, and that
dishing is more important than erosion in the large Cu linewidth
region of top layers of a multi-level Cu damascene structure.
The continuous advances in semiconductor fabrication technol-
ogy and decreasing sub-micron feature size make it more im-
portant to characterize the erosion in Cu CMP.
Due to the complexity of material removal by mechanical,
chemical and chemomechanical interactions in the CMP pro-
cess, previous efforts to characterize the relationship between
erosion and process parameters are confined to experimental
characterizations and parametric studies on such pattern param-
eters as area fraction and linewidth [4, 7, 9, 10]. Though a few
semi-quantitative models have been proposed [2, 3], the fun-
damentals of erosion and its relation to pattern geometry and
material properties in the Cu CMP process are still not fully
understood.
In this study, a systematic way of characterizing and mod-
eling erosion in Cu CMP is presented. An erosion prediction
scheme based on the local pressure distribution to focus on the
mechanical aspects of the polishing process is suggested. More-
over, a theoretical framework for relating the process parame-
ters to wafer-level and die-level erosion is established.
II. THEORY
A. Definition of erosion
Every point on a wafer has a different material removal rate
due to different chemical effects, pressure, relative velocity,
slurry transportation and initial topography. The material re-
moval rate in the Preston equation contains the local infor-
mation for the Preston constant, pressure and relative veloc-
ity rather than wafer-level mean values. This means that the
local information should be addressed first when the material
removal rate in Cu CMP is considered.
The ideal Cu CMP process completely removes the excess
Cu and the barrier layer at the same time over the entire wafer,
and ends before removing the dielectric pattern as shown in Fig.
1(b). But it is well known that material removal rates differ be-
tween any two points on a wafer because of the non-uniform
process parameters. Because the end-point of the Cu CMP pro-
cess should be the time when all of the excess copper and bar-
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Fig. 2. Time evolution of a polishing surface at two different dies in a wafer
during CMP process, which accounts for wafer-level erosion, e1, and die-level
erosion, e2: material removal rate in die 1 is higher than that of die 2.
rier layer are completely removed, there are always other over-
polished regions. Erosion in Cu CMP is defined as the amount
of overpolished dielectric thickness with respect to the original
dielectric film thickness as shown in Fig. 2.
Because the erosion in Cu CMP is due to the different mate-
rial removal rates between two points on a wafer, it is essential
to consider the thickness change of any two points on a wafer
for the erosion characterization. Fig. 2 shows time evolution
of polishing surface at two different dies on a wafer during the
Cu CMP process. The material removal difference causes non-
uniformities at two levels: wafer-level and die-level. To char-
acterize wafer-level non-uniformity, two points, which are lo-
cated on the different dies but have the same feature pattern
geometries are considered. Whenever each feature of same pat-
tern geometry on Die 1 and Die 2 are compared, Die 1 will
always be polished faster than Die 2 because of its higher mate-
rial removal rate. To characterize die-level non-uniformity, two
different feature pattern geometries on the same die are con-
sidered. At a certain time, two different features on a die will
have different material removal rates. Generally, a feature with
a large area fraction of Cu interconnect lines will be polished
faster than a feature with a small area fraction.
In this study, based on the schematics in Fig. 2, wafer and
die-level erosion are defined as e1 and e2, respectively. e1 is
defined as the amount of overpolishing from the original di-
electric thickness with respect to a local reference point. The
local reference point can be any point which has same pattern
feature in each die. e2 is defined as the dielectric layer thickness
difference with respect to each local reference point, which is
mainly dependent on the pattern geometry. The blanket area of
each die is considered as a local reference point.
B. Effect of relative velocity
To consider the kinematics of the Cu CMP process, a coor-
dinate system for a rotary polisher is shown in Fig. 3. The
rotational centers of the wafer and the platen are Owand Op,
and the angular velocities are ωw and ωp, respectively. The two
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Fig. 3. Schematic of the coordinate system for a rotary CMP process
rotational axes are normal to the polishing plane with an offset,
rcc.
The magnitude of relative velocity at point P (r, θ) in the
wafer can be expressed as:
vR =
√
ω2pr
2
cc + (ωw − ωp)2r2 − 2ωp(ωw − ωp)rccr cos θ
(2)
The material removal rate at position P (r, θ) is compared to
the material removal rate at the center of the wafer. To inves-
tigate the effect of relative velocity only, the Preston constant,
kp, and pressure, p, are assumed uniform over the wafer. Also,
a new variable η is introduced as η ≡ (ωw − ωp)/ωp to rep-
resent this material removal rate ratio in a dimensionless form.
Eq. 2 shows that the relative velocity is a function of position
coordinate (r, θ) if other operating conditions such as ωw, ωp
are fixed during polishing. Because vR is periodic with θ, the
material removal rate can be integrated for each revolution of
the wafer and expressed as a function of r only. Finally, the
material removal rate ratio between any position P (r) and the
center of the wafer can be represented as:
MRR(r)
MRR(r = 0)
=
vR(r)
ωprcc
=
√
1 +
(
η
r
rcc
)2
− 2η r
rcc
cos θ
(3)
Fig. 4 shows the result of the material removal rate ratio
for different η and this result suggests some important points
about wafer-level non-uniformity. When η = 0 (ωw = ωp),
the wafer-level non-uniformity due to relative velocity disap-
pears, which can be an optimal operating condition for the ro-
tary CMP machine. Although the wafer-level non-uniformity
due to relative velocity increases as η increases, the effect of this
variation can be considered small compared to other sources of
variation for wafer-level non-uniformity. For example, when
the angular velocity of platen is as much as 50% greater than
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Fig. 4. Material removal rate ratio distribution for various η, where η ≡
(ωw − ωp)/ωp.
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Fig. 5. Definition of basic terms used in the erosion model.
that of the wafer (η = 0.5), the variation of wafer level non-
uniformity due to relative velocity is only 2%, which is within
current semiconductor industry specifications [11].
Based on this simulation, two important statements can be
made. First, a direct effect of the relative velocity variation on
the wafer-level non-uniformity is not a significant factor in the
CMP process as it has been considered. This means that the
relative velocity, vR, in the Preston equation can be separated
as an independent value and considered as a constant. Yet it can
still be considered as one of the factors which affect the Preston
constant as shown in the slurry transportation analysis and the
polishing. Second, there may exist a slip between the wafer and
the wafer carrier pad, but the amount of slip is small enough to
be neglected.
C. Basic material removal rate prediction scheme
Fig. 5 shows basic terms for the general material removal
rate prediction in the Cu CMP process. There are several fac-
tors which should be considered as main parameters for erosion
calculation.
Although the Preston equation represents a local material re-
moval rate at any point on a wafer, it is often used as an average
material removal rate on the wafer level in the case of a blan-
ket wafer polishing. In this case, the Preston constant, pressure
and relative velocity are considered as uniform over the entire
wafer. Also, it is shown that the relative velocity can be sepa-
rated from the Preston equation because the local distribution of
relative velocity does not have a significant effect on the wafer-
level non-uniformity. Finally, a new dimensionless term χ is
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Fig. 6. Definition of Cu interconnect deposition factor α, α is strongly re-
lated with the original Cu linewidth. Here, w1 = 5µm,α1 = 0.9, w2 =
0.5µm,α2 = 0.1.
introduced as the product of the Preston constant and the aver-
age pressure, which represents a normalized material removal
rate of a blanket wafer.
χ ≡ kp · pav (4)
The normalized material removal rates of blanket Cu, barrier
layer material and oxide wafer are represented as χCu, χb and
χox. Additionally, the selectivity can be defined as the blanket
wafer material removal rate ratio of two different materials. For
instance, the selectivity of the Cu and the oxide can be repre-
sented as χCuχox .
Pattern geometry in Cu CMP can be represented by two pa-
rameters: area fraction and linewidth of Cu interconnect lines.
Both parameters can be measured by the original mask pattern,
and define the pattern geometry of the Cu damascene structure.
Af is defined as the mask pattern area ratio of the Cu intercon-
nect line.
Af ≡ ACu
Atotal
(0 < Af < 1) (5)
Much of the past research about the effects of pattern geom-
etry on the material removal rate has focused on the interlevel
dielectric (ILD) layer, and it is well known that the material re-
moval rate during polishing is mainly proportional to the 11−Af
[12].
Although the underlying pattern geometry of Cu damascene
structure can be represented by Af and w, there is another fac-
tor which should be included. Most of the polishing time in the
Cu CMP process is for the excess Cu removal stage. Due to the
characteristics of the Cu deposition process such as physical va-
por deposition (PVD) and electroplating, the initial Cu pattern
is quite different from the original mask pattern. It is observed
that the initial Cu pattern linewidth is smaller than the original
Cu interconnect linewidth in the PVD Cu patterned wafer and
that the ratio of these two linewidths is mainly dependent on
the original Cu interconnect linewidth as shown in Fig. 6. To
characterize this ratio, α is defined as:
α ≡ wup
woriginal
, wup = α woriginal (0 < α < 1) (6)
When α = 0, the top surface can be treated as a blanket
region regardless of the initial pattern geometry. When α = 1,
the deposition pattern reflects the initial pattern with the same
area fraction and linewidth.
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Fig. 7. Definition of wafer-level non-uniformity factor β: Material removal
rate ratio between two dies in a wafer, here, material removal rate at Die 1 is
larger than that of Die 2.
To include the wafer-level non-uniformity in the erosion
model, a new parameter β is introduced, which represents the
material removal ratio between two points having the same pat-
tern geometry on different dies in a wafer as shown in Fig. 7.
Due to the different material removal rate on these two points,
β can be any positive value. In this study, β is set to be in the
range of 0 < β < 1, in order to make it consistent with other
variables. Following the definition of β, the wafer is perfectly
flat when β = 1 and the wafer-level non-uniformity decreases
as β increases.
β ≡ |
dh
dt |die1
|dhdt |die2
=
χdie1
χdie2
(0 < β < 1) (7)
Another factor to be considered is the local pressure distribu-
tion parameter, γ, which is defined as a ratio of Cu interconnect
line pressure and average pressure. When polishing starts, the
pad contacts the top surface of a wafer, which is affected by the
Cu deposition pattern. In this period, the value of γ can be set
at zero because the deposited pattern line is empty and the pad
deformation is restricted. As the pattern is polished, the whole
wafer surface starts holding pressure and the γ value is changed
to one. As soon as the pad starts contacting the diffusion bar-
rier layer, γ value starts decreasing from one to zero since the
material removal rate of the barrier layer or the dielectric region
and the Cu interconnect is different. This γ parameter is closely
related to dishing. In this study, the effect of γ on the erosion
problem is considered as the local pressure change.
γ ≡ pCu
pav
(0 < γ < 1) (8)
The basic material removal rate prediction scheme at each
height stage in Fig. 5 can be represented based on the local
pressure distribution analysis. Initially, the pad starts contacting
the top of the wafer surface, which is filled with Cu with a de-
position pattern geometry. The local pressure in this stage can
be represented as pav1−αAf and the material removal rate becomes
χCuvR
1−αAf . After the pattern is polished, the material removal rate
becomes the same as that of the Cu blanket material removal
rate until the pad contacts the barrier layer. When it starts pol-
ishing the barrier layer or the oxide layer, the γ affects the lo-
cal pressure distribution as pav
(
1−γAf
1−Af
)
and the material re-
moval rate is changed to χbvR
(
1−γAf
1−Af
)
and χoxvR
(
1−γAf
1−Af
)
,
respectively.
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Fig. 8. Schematics of time-based erosion calculation for (a) wafer-level ero-
sion (e1): compared between same feature points on the different dies and (b)
die-level erosion (e2): compared between two points on the same die.
h0 < h < h1
∣∣∣dh
dt
∣∣∣ = χCuvR
1− αAf (9)
h1 < h < h2
∣∣∣dh
dt
∣∣∣ = χCuvR (10)
h2 < h < h3
∣∣∣dh
dt
∣∣∣ = χbvR(1− γAf1−Af
)
(11)
h3 < h < h4
∣∣∣dh
dt
∣∣∣ = χoxvR(1− γAf1−Af
)
(12)
D. Wafer level erosion
The erosion at each stage can be derived by applying the ba-
sic material removal rate calculation scheme for corresponding
pattern geometry. Fig. 8 shows a schematic of a time-based
erosion calculation model.
Wafer-level erosion e1 can be modeled by comparing two
points with the same features on different dies, as shown in Fig.
8(a). If Die 2 has a higher material removal rate than Die 1, the
time that the oxide layer of Die 1 is exposed to the polishing
pad, τ2, will be longer than the time for the Die 2 case, τ1. τ1
can be calculated by using the basic material removal calcula-
tion scheme as:
τ1 =
h0 − h1
χCuvR
1−αAf
+
h1 − h2
χCuvR
+
h2 − h3
χbvR
(
1−γAf
1−Af
) (13)
By applying the wafer-level non-uniformity factor β, τ2 can
be simply expressed as:
τ2 =
1
β
τ1 (14)
After the oxide layer of Die 1 is exposed to the polishing
surface, the polishing still continues until the time becomes τ2,
which means that all excess Cu and barrier material on the both
dies are removed. Because the oxide layer of Die 2 will be
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Fig. 9. Schematics of the CMP mask: (a) mask layout and (b) pattern geometry
layout
thinned by overpolishing during this period, the erosion time
∆τ can be determined as:
∆τ = τ2 − τ1 (15)
Wafer-level erosion, e1, can be obtained by considering the
oxide removal at Die 2 during erosion time interval ∆τ .
e1 = χoxvR
(
1− γAf
1−Af
)
·∆τ
=
(
1
β
− 1
)[ χox
χCu
(
1− γAf
1−Af
)[
(1− αAf )(h0 − h1)
+(h1 − h2)
]
+
χox
χb
(h2 − h3)
]
(16)
To consider the wafer-level erosion specifically, a local ref-
erence point for each die needs to be selected in order for the
pattern effect to be disregarded. In this study, a test mask set has
15 different pattern features and 1 field (no pattern) region per
each die as shown in Fig. 9. The field region with no feature is
chosen as a local reference point for the current erosion model.
Thus, wafer-level erosion e1 for the local reference points for
each die can be rewritten as:
e1 =
(
1
β
− 1
)[
χox
χCu
(h0 − h2) + χox
χb
(h2 − h3)
]
(17)
Eq. 17 shows that there are two parameters that significantly
determine the amount of the wafer-level erosion in the Cu CMP
process. One is the wafer-level non-uniformity factor β and the
other is the blanket material removal rate ratio among the Cu,
barrier layer and dielectric.
E. Die level erosion
To specify the amount of die-level erosion, e2, two points
with different features on the same die are considered as shown
in Fig. 8(b). According to the basic material removal rate cal-
culation scheme, Feature 1 with a larger area fraction of Cu
interconnects is polished faster than Feature 2 with a smaller
area fraction. The time that the oxide layer of Feature 1 and
Feature 2 are on the polishing surface can be obtained as τ1 and
τ2, respectively, by using the basic material removal calculation
scheme.
τ1 =
h0 − h1
χCuvR
1−αAf
+
h1 − h2
χCuvR
+
h2 − h3
χbvR
(
1−γAf
1−Af
) (18)
τ2 =
h0 − h1
χCuvR
1−α2Af2
+
h1 − h2
χCuvR
+
h2 − h3
χbvR
(
1−γ2Af2
1−Af2
) (19)
After the polishing surface reaches the top of the oxide ma-
terial on Feature 1, the polishing still continues until the time
becomes τ2 at which time the oxide layer on Feature 2 starts
being polished. Because the oxide layer on Feature 1 will be
thinned by overpolishing during this period, the erosion time,
∆τ , can be represented as:
∆τ = τ2 − τ1 (20)
General die-level erosion e2 can be calculated by considering
oxide material removal in Feature 1 during the time gap ∆τ .
e2 = χoxvR
(
1− γ1Af1
1−Af1
)
·∆τ (21)
=
χox
χCu
[
(1− γ1Af1)(α1Af1 − α2Af2)
1−Af1
]
(h0 − h1)
+
χox
χb
[(
1− γ1Af1
1−Af1
)(
1−Af2
1− γ2Af2
)
− 1
]
(h2 − h3)
Again, the same local reference point from the wafer-level
erosion calculation will be needed to be able to separate the die-
level erosion with wafer-level erosion. Thus, e2 is defined as the
relative oxide thickness of each feature in a die with respect to
the oxide thickness of the local reference point in the same die.
e2 =
(
Af1
1−Af1
)[ χox
χCu
(1− γ1Af1)α1(h0 − h1)
+
χox
χb
(1− γ1)(h2 − h3)
]
(22)
Eq. 22 shows that there are several parameters which affect
the amount of the die-level erosion in the Cu CMP process such
as the area fraction of a feature Af , the local pressure distribu-
tion factor γ, the interconnect deposition factor α and the blan-
ket material removal rates of the Cu, barrier layer and dielectric,
χCu, χb and χox.
III. EXPERIMENTS
A Cu damascene structure has been designed to study the
effects of the various parameters on wafer-level and die-level
erosion and to verify the current model. Fig. 9 shows the phys-
ical layout of the pattern on the mask. The pattern for each die
(10x10 mm) consists of a matrix of 2.5 x 2.5 mm blocks (sub-
die). These blocks consist of line-space features, with a min-
imum linewidth of 0.5 µm and a maximum linewidth of 100
µm. The area fraction of Cu interconnects in the experimental
TABLE I
EXPERIMENTAL CONDITIONS
Parameters Value
Diameter of Wafer (m) 0.1
Normal Load (N) 391
Normal Pressure (kPa) 48
Rotational Speed (rad/s) 7.8
Linear Velocity (m/s) 0.70
Duration (sec) 60-360
Slurry Flow Rate (ml/sec) 2.5
TABLE II
BLANKET MATERIAL REMOVAL RATE
Abrasive Material Al2O3 Al2O3 SiO2 CeO2
Abrasive Particle Size (nm) 1000 300 1000 1000
Cu 489 213 372 49
Ta 27 13 128 149
TaN 25 12 72 74
SiO2 34 14 383 123
Unit of MRR = nm/min
mask has ranges from 0.01, representing isolated lines, to 0.5,
representing a dense packing case. This pattern was transferred
onto a 2 µm thick SiO2 coating by lithography on a 100 mm,
(100) orientation silicon wafer. After oxide trenches are etched
to a depth of 1 µm, a 20 nm thick Ta barrier layer was de-
posited, followed by a 1.5 µm thick Cu film, by physical vapor
deposition (PVD).
Experiments were conducted on a rotary CMP machine with
the experimental conditions listed in Table 1. The normal pres-
sure was maintained at 48 kPa and the relative velocity was
maintained at 0.7 m/s over the wafer by setting the rotational
velocity of the wafer and the platen at the same value. The pol-
ishing duration was varied from 1 to 6 min to cover a different
set of blanket material removal rates of Cu, oxide and diffusion
barrier layer.
Four types of slurries were used to get blanket material re-
moval rates for each layer material as listed in Table 2. Hydro-
gen peroxide was used in the commercial Al2O3 slurry with 1
µm mean particle size to prevent particle agglomeration and to
get the specified material removal rate. All other slurries were
mixed immediately before use and were stirred to prevent par-
ticle settling during polishing. In contrast to the acidic or basic
solutions which have been used in commercial Cu CMP, pH of
each slurry was maintained at 7∼7.5 to focus only on the me-
chanical aspects of polishing. The Rodel IC-1400 was used to
polish the wafer and the pad was conditioned before polishing
each wafer.
IV. RESULTS
A. Blanket material removal rate
The developed wafer and die-level erosion models show that
one of the major factors in deciding the amount of erosion is
      
 
 
 
Fig. 10. SEM micrographs for the effect of interconnect deposition factor, α,
(a) Af = 0.5, w = 0.5µm,α = 0.1 and (b) Af = 0.5, w = 2µm,α = 0.8.
     
 
 
 Fig. 11. Observation of the effect of wafer-level non-uniformity factor, β inCu blanket wafer polishing at (a) t=2min, (b) t=3min and (c) t=4min.
selectivity, which represents the ratio of blanket material re-
moval rates between the Cu, dielectric and diffusion barrier
layer. Therefore, it is necessary to get a blanket material rate
of each material for different slurries. Four different slurries
are used for three different blanket material coatings and the
results are listed at Table 2.
B. Measurement of Cu interconnect line deposition factor α
The interconnect deposition factor α can be easily obtained
by measuring the deposited top surface of a patterned wafer
by Scanning Electron Microscopy (SEM). Fig. 10 shows the
results of the SEM measurement of two points with the same
area fraction (0.5) and different linewidths (0.5 µm and 2 µm).
PVD Cu patterned wafers were used for SEM measurements.
The results show that the value of α is closely related to the Cu
interconnect linewidth w. If the linewidth is larger than 5 µm,
α is about 0.9, which means that the deposited pattern reflects
the original mask pattern very well. If the linewidth is smaller
than 1 µm, α is under 0.1 and the top surface deposited pattern
could be considered as blanket area. In the range between these
two (1µm < w < 5µm), the α value increases as the linewidth
w increases.
C. The wafer-level non-uniformity factor β
The wafer-level non-uniformity factor β can be quantified
by observing the blanket wafer polishing material removal rate
at two points on the same wafer through time evolution. Fig.
11 shows the Cu blanket wafers at 2 min, 3 min and 4 min of
polishing time during CMP process. The figure shows that the
edge of the wafer is being polished faster than the center area
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Fig. 12. Model verification for experimental results and comparison with the
model of Lai et al. [2]: mainly addressed for small Af .
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Fig. 13. Model verification for experimental results and comparison with the
model of Tugbawa et al. [3]: mainly addressed for large Af .
as polishing time increases, and that the maximum ratio of ma-
terial removal rate is close to 0.8. Each CMP machine can have
different β values. Also, it is important to point out that the
β is not the exact wafer-level non-uniformity value of polished
wafer after the Cu CMP process but only the material removal
rate ratio between two points on a wafer which is strongly re-
lated to the final wafer-level non-uniformity value.
D. Model verification
After all of the parameter values from the previous section
such as selectivity, α and β are determined, these values can
be used for calculating the amount of wafer-level and die-level
erosion based on the proposed model. In this study, two differ-
ent sets of previous data are used to verify the current erosion
model. Fig. 12 shows the experimental data and an erosion
model by Lai et al. [2] and the current model. When the area
fraction is under 0.2, both models predict the experimental data
well but, as area fraction increases over 0.3, there is a signifi-
cant deviation between the Lai et al. model and the real data.
As shown in Fig. 12, the current model can predict the real data
more closely in the middle value of the Cu interconnect area
fraction as well as the small value of area fraction than the Lai
et al. model. These data show that the current erosion model
can predict the erosion well in the less packed pattern geometry
with the area fraction under 0.5.
Fig. 13 shows the data and an erosion model by Tugbawa
et al. [3] and the current model. Most of the data in these
experiments are distributed throughout the high packed pattern
geometry region with an area fraction over 0.7. There exists a
gap similar to shifting between the Tugbawa et al. model and
the actual data, but the current model still matches the experi-
mental data well.
In each case of model verification, wafer-level erosion can be
easily represented by choosing a local reference point, which
has a special pattern geometry with a zero area fraction of the
Cu interconnect on each die. This results in the shifting effect
of die-level erosion in total erosion calculation because wafer-
level erosion is constant over the same die.
V. CONCLUSIONS
Both analytical and experimental studies on the erosion in the
Cu CMP process are presented in this paper and the following
conclusions can be drawn.
1. The erosion in the Cu damascene structure is defined by
the oxide thinning with respect to the original oxide thickness.
To identify the source of erosion systematically, wafer-level and
die-level erosion are defined separately. The possible sources
of erosion at each level are identified, such as Cu intercon-
nect deposition factor α, wafer-level non-uniformity factor β,
local pressure distribution factor γ and blanket wafer material
removal rate, χ. Redefining the erosion as wafer-level and die-
level makes it possible to get clear sources of erosion and their
effects. For example, the wafer-level non-uniformity factor and
the pattern geometry factor effects on erosion could be consid-
ered separately in the current model, if a suitable local reference
point is considered.
2. Based on the kinematics of a rotary CMP machine, the
material removal rate ratio distribution for various angular ve-
locities of wafer and platen was described. It is shown that a
direct effect of the relative velocity variation on the wafer-level
non-uniformity is not as significant in the CMP process as it has
been considered. This means that the relative velocity, vR, in
the Preston equation can be separated as an independent value
and considered as a constant.
3. The basic material removal rate calculation scheme was
developed by using the local pressure distribution analysis in
the Cu damascene structure. Pattern geometries on each stage
were defined by using the area fraction, Af , linewidth, w, of
the Cu interconnects and the local pressure was calculated at
each height stage. Other local effects during the polishing ex-
cept pressure, were included in the normalized blanket material
removal rate.
4. Experiments were conducted to determine the values of
each parameter. The blanket wafer material removal rates for
each layer materials could be acquired for different types of
slurries. For a given mask pattern geometry, the Cu intercon-
nect deposition factor α was measured in SEM and it could be
shown that α is strongly related to Cu linewidth and deposition
method. The wafer-level non-uniformity factor β was also ob-
served through the blanket Cu wafer polishing experiments. By
considering the significance of each parameter on the developed
erosion model, the optimized erosion minimization scheme can
be suggested.
5. The developed erosion model was verified through the
existing erosion models and data. It has been shown that the
current model can reflect the real erosion data very well in the
low area fraction region (Af < 0.5) as well as in the packed
interconnect pattern geometry region (Af > 0.5). Also, it was
addressed that total erosion can have a shifting effect of die-
level erosion if the wafer-level erosion is independent of pattern
geometry, as shown in Fig. 13.
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